Thank you for visiting RadioShack. If you need assistance with shopping on our site, please call us at 800-843-7422 and a customer care representative will be happy to assist you. Please inform the Customer Service representative that you require assistance.
The NTE74LS191 is a synchronous 4−bit binary reversible up/down counter in a 16−Lead plastic DIP-type package having the complexity of 58 equivalent gates. Synchronous operation is provided by
having all flip−flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes
normally associated with asynchronous (ripple clock) counters. The outputs of the four master−slave flip−flops are triggered on a low−to−high transition of the clock input if the enable input is low. A high at the enable input inhibits counting. Level changes at the enable input should be made only when the clock input is high. The direction of the count is determined by the level of the down/up input. When low, the counter counts up and when high, it counts down. A false clock may occur if the down/up input changes while the clock is low. A false ripple carry may occur if both the clock and enable are low and the down/up input is high during a load pulse. This counter is fully programmable; that is, the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with
the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo−N dividers by simply modifying the count length with the preset inputs. The clock, down/up and load inputs are buffered to lower the drive requirement which significantly reduces the number of clock drivers, etc., required for long parallel words. Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high−level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The ripple clock output produces a low−level output pulse equal in width to the low−level portion of the clock input when an overflow or underflow condition exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish
look ahead for high−speed operation.
Single down/up count control line
Count enable control input
Ripple clock output for cascading
Asynchronously presettable with load control
Cascadable for n−bit applications
Absolute maximum ratings: VCC: 7V
TA: 0°C to +70°C
Tstg: −65°C to +150°C
Unless otherwise specified, all voltages are referenced to GND
Pricing and availability: Please note that all prices are subject to change without prior notice. Prices advertised on this site are for online orders only. Prices on some items may differ from those advertised in RadioShack stores. All merchandise may not be available at all stores, and all stores may not participate in all sales promotions. We recommend you contact the store to confirm product availability and price.