Thank you for visiting RadioShack. If you need assistance with shopping on our site, please call us at 800-843-7422 and a customer care representative will be happy to assist you. Please inform the Customer Service representative that you require assistance.
The NTE74HC299 is an 8−bit shift/storage register with three−state bus interface capability in a 20−lead DIP-type package. The register has four synchronous−operating modes controlled by two select inputs as shown in the mode select (S0, S1) table. The mode select, the serial data (DS0, DS7) and the parallel data (I/O0 − I/O7) respond only to the low−to−high transition of the clock (CP) pulse. S0, S1 and data inputs must be stable one set−up time prior to the clock positive transaction. The Master Reset (MR) is an asynchronous active low input. When MR output is low, the register is cleared regardless of the status of all other inputs. The register can be expanded by cascading same units by tying the serial output (Q0) to the serial data (DS7) input of the preceding register and tying the serial output (Q7) to the serial data (DS0) input of the following register. Recirculating the (n x 8) bits is accomplished by tying the Q7 of the last stage to the DS0 of the first stage.
The three−state input/output (I/O) port has three modes of operation:
1. Both output enable (OE1 and OE2) inputs are low and S0 or S1 or both are low, the data in the register is presented at the eight outputs.
2. When both S0 and S1 are high, I/O terminals are in the high-impedance state but being input ports, ready for parallel data to be loaded into eight registers with one clock transition regardless of the status of OE1 and OE2.
3. Either one of the two output enable inputs being high will force I/O terminals to be in the off−state. It is noted that each I/O terminal is a three−state output and a CMOS buffer input.
Wide power supply range: 2V to 6V
High-noise immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
Four operating modes: shift left, shift right, load and store
Can be cascaded for N−bit word lengths
I/O0 − I/O7 bus drive capability and three−state for bus oriented applications
Typical fMAX = 50MHz at VCC = 5V, CL = 15pF, TA = +25°C
Fanout (over temp range): standard outputs: 10 LS−TTL loads,
bus driver outputs: 15 LS−TTL loads
Balanced propagation delay and transition times
Significant power reduction compared to LS−TTL logic ICs
Pricing and availability: Please note that all prices are subject to change without prior notice. Prices advertised on this site are for online orders only. Prices on some items may differ from those advertised in RadioShack stores. All merchandise may not be available at all stores, and all stores may not participate in all sales promotions. We recommend you contact the store to confirm product availability and price.