• Model: NTE74LS395A
  • Catalog #: 55051142

NTE74LS395A IC TTL 4−Bit Cascadable Shift Register

Details

$2.30

In Stock

(Online Only)

Product Actions

Add to cart options

Promotions

Pricing Policy Content

Why isn't the price shown here?

Periodically, manufacturers prefer that products be advertised at their suggested retail price. When we choose to sell these items for less than the suggested retail price, we display the sale price in the shopping cart

Online prices and product selection may vary from our retail stores. All prices and offers are subject to change.

Copyright © RadioShack Corporation 2014. All rights reserved.

Additional Information

  • Summary
  • Tech Specs
  • Reviews
The NTE74LS395A is a 4-bit cascadable shift register in a 16-lead plastic DIP-type package that features parallel inputs, parallel outputs and clock (CLK), serial (SER), load shift (LD/SH), output control (OC) an direct overriding clear (CLR) inputs. Shifting is accomplished when the load/shift control is low. Parallel loading is accomplished by applying the four bits of data and taking the load/shift control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock input. During parallel loading, the entry of serial data is inhibited. When the output control is low, the normal logic levels of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high-logic level at the output control input. The outputs then present high-impedance and neither load nor drive the bus line; however, sequential operation of the registers is not affected. During the high-impedance mode, the output at QD is still available for cascading.

Data Sheet
  • Features:
  • Three−state, 4−bit, cascadable, parallel−in, parallel−out register
  • Low-power dissipation (enabled): 75mW (Typ)
  • Applications:
  • N−bit serial−to−parallel converter
  • N−bit parallel−to−serial converter
  • N-bit storage register
  • Absolute Maximum Ratings:
  • Supply voltage VCC: 7V
  • Input voltage: 7V
  • Operating temperature range TA: 0°C to +70°C
  • Storage temperature range Tstg: -65°C to +150°C
  • Unless otherwise specified, all voltages are referenced to GND
Pricing and availability: Please note that all prices are subject to change without prior notice. Prices advertised on this site are for online orders only. Prices on some items may differ from those advertised in RadioShack stores. All merchandise may not be available at all stores, and all stores may not participate in all sales promotions. We recommend you contact the store to confirm product availability and price.

Shipping

Ships in 1-2 Business Days

Presentation Attributes

Storefront Attributes

Search Refinements

Shop Runner

Power Reviews

Battery Features

Capacity UOM

mAh

Rechargeable

No

Cleansing

Dimensions

Fulfillment

Package Height

0.50

Package Length

6.25

Package Width

3.70

General

Model

NTE74LS395A

Product Type

Registers & buffers

Identification

Manufacturer Part Number

NTE74LS395A

Surcharge

Legal

Merchandising

Inputs & Outputs

Miscellaneous Features

Operating Temperature UOM

° F

Supported Languages

English

Power Features

Docking station

No

Promo

Retail

Price

Remote Control Features

Warranty

0.00

0.00

Available RadioShack Service Plan

No

Warranty Labor UOM

days

Warranty Parts UOM

days

Root

Additional Features

Water-Resistant or Waterproofness Standard

No

Miscellaneous Features

Power Features

Print
 

Summary

The NTE74LS395A is a 4-bit cascadable shift register in a 16-lead plastic DIP-type package that features parallel inputs, parallel outputs and clock (CLK), serial (SER), load shift (LD/SH), output control (OC) an direct overriding clear (CLR) inputs. Shifting is accomplished when the load/shift control is low. Parallel loading is accomplished by applying the four bits of data and taking the load/shift control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock input. During parallel loading, the entry of serial data is inhibited. When the output control is low, the normal logic levels of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high-logic level at the output control input. The outputs then present high-impedance and neither load nor drive the bus line; however, sequential operation of the registers is not affected. During the high-impedance mode, the output at QD is still available for cascading.

Data Sheet
  • Features:
  • Three−state, 4−bit, cascadable, parallel−in, parallel−out register
  • Low-power dissipation (enabled): 75mW (Typ)
  • Applications:
  • N−bit serial−to−parallel converter
  • N−bit parallel−to−serial converter
  • N-bit storage register
  • Absolute Maximum Ratings:
  • Supply voltage VCC: 7V
  • Input voltage: 7V
  • Operating temperature range TA: 0°C to +70°C
  • Storage temperature range Tstg: -65°C to +150°C
  • Unless otherwise specified, all voltages are referenced to GND

Tech Specs

The NTE74LS395A is a 4-bit cascadable shift register in a 16-lead plastic DIP-type package that features parallel inputs, parallel outputs and clock (CLK), serial (SER), load shift (LD/SH), output control (OC) an direct overriding clear (CLR) inputs. Shifting is accomplished when the load/shift control is low. Parallel loading is accomplished by applying the four bits of data and taking the load/shift control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock input. During parallel loading, the entry of serial data is inhibited. When the output control is low, the normal logic levels of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high-logic level at the output control input. The outputs then present high-impedance and neither load nor drive the bus line; however, sequential operation of the registers is not affected. During the high-impedance mode, the output at QD is still available for cascading.

Data Sheet

Reviews