• Model: NTE74LS194A
  • Catalog #: 55051087

NTE74LS194A IC TTL 4-Bit Shift Register

Details

$2.33

In Stock

(Online Only)

Product Actions

Add to cart options

Promotions

Pricing Policy Content

Why isn't the price shown here?

Periodically, manufacturers prefer that products be advertised at their suggested retail price. When we choose to sell these items for less than the suggested retail price, we display the sale price in the shopping cart

Online prices and product selection may vary from our retail stores. All prices and offers are subject to change.

Copyright © RadioShack Corporation 2014. All rights reserved.

Additional Information

  • Summary
  • Tech Specs
  • Reviews
The NTE74LS194A is a 4−bit bidirectional shift register in a 16-lead plastic DIP-type package designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right−shift and left−shift serial inputs, operating−mode−control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely: Inhibit Clock (Do Nothing), Shift Right (In the Direction Q A Toward Q D ), Shift Left (In the Direction Q D Toward Q A ), Parallel (Broadside) Load. Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high. The data are loaded into the associated flip−flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift−right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift−left serial input. Clocking of the shift register is inhibited when both control inputs are low.
  • Parallel inputs and outputs
  • Four operating modes:
    Synchronous parallel load
    Right shift
    Left shift
    Do nothing
  • Positive edge-triggered clock
  • Direct overriding clear
Pricing and availability: Please note that all prices are subject to change without prior notice. Prices advertised on this site are for online orders only. Prices on some items may differ from those advertised in RadioShack stores. All merchandise may not be available at all stores, and all stores may not participate in all sales promotions. We recommend you contact the store to confirm product availability and price.

Shipping

Ships in 1-2 Business Days

Presentation Attributes

Storefront Attributes

Search Refinements

Shop Runner

Battery Features

Capacity UOM

mAh

Rechargeable

No

Cleansing

Dimensions

Fulfillment

Package Height

0.50

Package Length

6.25

Package Width

3.70

General

Model

NTE74LS194A

Product Type

Registers and buffers

Identification

Manufacturer Part Number

NTE74LS194A

Surcharge

Legal

Merchandising

Inputs & Outputs

Miscellaneous Features

Operating Temperature UOM

° F

Supported Languages

English

Power Features

Docking station

No

Promo

Retail

Price

Remote Control Features

Warranty

0.00

0.00

Available RadioShack Service Plan

No

Warranty Labor UOM

days

Warranty Parts UOM

days

Root

Additional Features

Water-Resistant or Waterproofness Standard

No

Miscellaneous Features

Power Features

Print
 

Summary

The NTE74LS194A is a 4−bit bidirectional shift register in a 16-lead plastic DIP-type package designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right−shift and left−shift serial inputs, operating−mode−control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely: Inhibit Clock (Do Nothing), Shift Right (In the Direction Q A Toward Q D ), Shift Left (In the Direction Q D Toward Q A ), Parallel (Broadside) Load. Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high. The data are loaded into the associated flip−flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift−right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift−left serial input. Clocking of the shift register is inhibited when both control inputs are low.
  • Parallel inputs and outputs
  • Four operating modes:
    Synchronous parallel load
    Right shift
    Left shift
    Do nothing
  • Positive edge-triggered clock
  • Direct overriding clear

Tech Specs

The NTE74LS194A is a 4−bit bidirectional shift register in a 16-lead plastic DIP-type package designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right−shift and left−shift serial inputs, operating−mode−control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely: Inhibit Clock (Do Nothing), Shift Right (In the Direction Q A Toward Q D ), Shift Left (In the Direction Q D Toward Q A ), Parallel (Broadside) Load. Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high. The data are loaded into the associated flip−flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift−right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift−left serial input. Clocking of the shift register is inhibited when both control inputs are low.

Reviews

$ $2.33 In Stock