• Model: NTE7495
  • Catalog #: 55051393

NTE7495 IC TTL 4−Bit Parallel−Access Shift Register

Details

$3.14

In Stock

(Online Only)

Product Actions

Add to cart options

Promotions

Pricing Policy Content

Why isn't the price shown here?

Periodically, manufacturers prefer that products be advertised at their suggested retail price. When we choose to sell these items for less than the suggested retail price, we display the sale price in the shopping cart

Online prices and product selection may vary from our retail stores. All prices and offers are subject to change.

Copyright © RadioShack Corporation 2014. All rights reserved.

Additional Information

  • Summary
  • Tech Specs
  • Reviews
The NTE7495 is 4-bit register in a 14-lead DIP-type package that features parallel and serial inputs, parallel outputs, mode control and two clock inputs. This device has three output modes of operation: parallel (broadside), load shift right (the direction QA toward QD), shift left (the direction QD toward QA) parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock 2 input. During loading, the entry of serial data is inhibited. Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop (QD to input C, etc.) and serial data is entered at input D. The clock input may be applied commonly to clock 1 and clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the function table will also ensure that register contents are protected.

Data Sheet
  • Absolute Maximum Ratings: (Note 1)
  • Supply voltage VCC: 7V
  • Input voltage VIN: 5.5V
  • Interemitter voltage (Note 2): 5.5V
  • Power dissipation: 195mW
  • Operating temperature range, TA: 0°C to +70°C
  • Storage temperature range, Tstg: −65°C to +150°C
Note 1. Voltage values, except interemitter voltage, are with respect to network ground terminal. Note 2. This is the voltage between two emitters of a multiple−emitter input transistor. This rating applies between the clock 2 and the mode control input.
Pricing and availability: Please note that all prices are subject to change without prior notice. Prices advertised on this site are for online orders only. Prices on some items may differ from those advertised in RadioShack stores. All merchandise may not be available at all stores, and all stores may not participate in all sales promotions. We recommend you contact the store to confirm product availability and price.

Shipping

Ships in 1-2 Business Days

Presentation Attributes

Storefront Attributes

Search Refinements

Shop Runner

Battery Features

Capacity UOM

mAh

Rechargeable

No

Cleansing

Dimensions

Fulfillment

Package Height

0.50

Package Length

6.25

Package Width

3.70

General

Model

NTE7495

Product Type

Registers and buffers

Identification

Manufacturer Part Number

NTE7495

Surcharge

Legal

Merchandising

Inputs & Outputs

Miscellaneous Features

Operating Temperature UOM

° F

Supported Languages

English

Power Features

Docking station

No

Promo

Retail

Price

Remote Control Features

Warranty

0.00

0.00

Available RadioShack Service Plan

No

Warranty Labor UOM

days

Warranty Parts UOM

days

Root

Additional Features

Water-Resistant or Waterproofness Standard

No

Miscellaneous Features

Power Features

Print
 

Summary

The NTE7495 is 4-bit register in a 14-lead DIP-type package that features parallel and serial inputs, parallel outputs, mode control and two clock inputs. This device has three output modes of operation: parallel (broadside), load shift right (the direction QA toward QD), shift left (the direction QD toward QA) parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock 2 input. During loading, the entry of serial data is inhibited. Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop (QD to input C, etc.) and serial data is entered at input D. The clock input may be applied commonly to clock 1 and clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the function table will also ensure that register contents are protected.

Data Sheet
  • Absolute Maximum Ratings: (Note 1)
  • Supply voltage VCC: 7V
  • Input voltage VIN: 5.5V
  • Interemitter voltage (Note 2): 5.5V
  • Power dissipation: 195mW
  • Operating temperature range, TA: 0°C to +70°C
  • Storage temperature range, Tstg: −65°C to +150°C

Tech Specs

The NTE7495 is 4-bit register in a 14-lead DIP-type package that features parallel and serial inputs, parallel outputs, mode control and two clock inputs. This device has three output modes of operation: parallel (broadside), load shift right (the direction QA toward QD), shift left (the direction QD toward QA) parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock 2 input. During loading, the entry of serial data is inhibited. Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop (QD to input C, etc.) and serial data is entered at input D. The clock input may be applied commonly to clock 1 and clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the function table will also ensure that register contents are protected.

Data Sheet

Reviews

$ $3.14 In Stock