• Model: NTE7470
  • Catalog #: 55051381

NTE7470 IC TTL AND−Gated J−K Positive−Edge−Trigger Flip-Flop

Details

$1.16

In Stock

(Online Only)

Product Actions

Add to cart options

Promotions

Pricing Policy Content

Why isn't the price shown here?

Periodically, manufacturers prefer that products be advertised at their suggested retail price. When we choose to sell these items for less than the suggested retail price, we display the sale price in the shopping cart

Online prices and product selection may vary from our retail stores. All prices and offers are subject to change.

Copyright © RadioShack Corporation 2014. All rights reserved.

Additional Information

  • Summary
  • Tech Specs
  • Reviews
The NTE7470 is a monolithic, positive-edge-triggered J-K flip-flop in a 14-lead DIP-type package that features gated inputs, direct clear and preset inputs and complementary Q and Q outputs. Input information is transferred to the outputs on the positive edge of the clock pulse. Direct-coupled clock triggering occurs at a specific voltage level of the clock pulse and after the clock input threshold voltage has been passed, the gated inputs are locked out. This flip-flop is ideally suited for medium-to-high-speed applications and can result in a significant saving in system power dissipation and package count where input gating is required.

Data Sheet
  • Absolute Maximum Ratings:
  • Supply voltage VCC: 7V
  • Input voltage: 5.5V
  • Operating temperature range TA: 0°C to +70°C
  • Storage temperature range Tstg: -65°C to +150°C
  • Voltage values are with respect to network GND terminal
Pricing and availability: Please note that all prices are subject to change without prior notice. Prices advertised on this site are for online orders only. Prices on some items may differ from those advertised in RadioShack stores. All merchandise may not be available at all stores, and all stores may not participate in all sales promotions. We recommend you contact the store to confirm product availability and price.

Shipping

Ships in 1-2 Business Days

Presentation Attributes

Storefront Attributes

Search Refinements

Shop Runner

Power Reviews

Battery Features

Capacity UOM

mAh

Rechargeable

No

Cleansing

Dimensions

Fulfillment

Package Height

0.50

Package Length

6.25

Package Width

3.70

General

Model

NTE7470

Product Type

Flip-flops

Identification

Manufacturer Part Number

NTE7470

Surcharge

Legal

Merchandising

Inputs & Outputs

Miscellaneous Features

Operating Temperature UOM

° F

Supported Languages

English

Power Features

Docking station

No

Promo

Retail

Price

Remote Control Features

Warranty

0.00

0.00

Available RadioShack Service Plan

No

Warranty Labor UOM

days

Warranty Parts UOM

days

Root

Additional Features

Water-Resistant or Waterproofness Standard

No

Miscellaneous Features

Power Features

Print
 

Summary

The NTE7470 is a monolithic, positive-edge-triggered J-K flip-flop in a 14-lead DIP-type package that features gated inputs, direct clear and preset inputs and complementary Q and Q outputs. Input information is transferred to the outputs on the positive edge of the clock pulse. Direct-coupled clock triggering occurs at a specific voltage level of the clock pulse and after the clock input threshold voltage has been passed, the gated inputs are locked out. This flip-flop is ideally suited for medium-to-high-speed applications and can result in a significant saving in system power dissipation and package count where input gating is required.

Data Sheet
  • Absolute Maximum Ratings:
  • Supply voltage VCC: 7V
  • Input voltage: 5.5V
  • Operating temperature range TA: 0°C to +70°C
  • Storage temperature range Tstg: -65°C to +150°C
  • Voltage values are with respect to network GND terminal

Tech Specs

The NTE7470 is a monolithic, positive-edge-triggered J-K flip-flop in a 14-lead DIP-type package that features gated inputs, direct clear and preset inputs and complementary Q and Q outputs. Input information is transferred to the outputs on the positive edge of the clock pulse. Direct-coupled clock triggering occurs at a specific voltage level of the clock pulse and after the clock input threshold voltage has been passed, the gated inputs are locked out. This flip-flop is ideally suited for medium-to-high-speed applications and can result in a significant saving in system power dissipation and package count where input gating is required.

Data Sheet

Reviews