• Model: NTE74173
  • Catalog #: 55051328

NTE74173 IC TTL 4-Bit D Register

Details

$2.21

In Stock

(Online Only)

Product Actions

Add to cart options

Promotions

Pricing Policy Content

Why isn't the price shown here?

Periodically, manufacturers prefer that products be advertised at their suggested retail price. When we choose to sell these items for less than the suggested retail price, we display the sale price in the shopping cart

Online prices and product selection may vary from our retail stores. All prices and offers are subject to change.

Copyright © RadioShack Corporation 2014. All rights reserved.

Additional Information

  • Summary
  • Tech Specs
  • Reviews
The NTE74173 is a 4−bit register in a 16−lead plastic DIP-type package that includes D−type flip−flops featuring totem pole three−state outputs capable of driving highly capacitive or relatively low−impedance loads. The high−impedance third state and increased high−logic−level drive provide these flip−flops with the capability of being connected directly to and driving the bus lines in a bus organized system without need for interface or pull−up components. Up to 128 of the NTE74173 outputs may be connected to a common bus and still drive two LS TTL normalized loads. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times. Gated enable inputs are provided for controlling the entry of data into the flip−flops. When both data−enable inputs are low, data at the D inputs are loaded into their respective flip−flops on the next positive transition of the buffered clock input. Gate output control inputs are also provided. When both are low, the normal logic states (high or low levels) of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high-logic level at either output control input. The outputs then present a high-impedance and neither load nor drive the bus line. Detailed operation is given in the function table.
  • 3−state outputs interface directly with system bus
  • Gated output−control lines for enabling or disabling the outputs
  • Fully independent clock virtually eliminates restrictions for operating in one or two modes:
  • Parallel load
    Do nothing (hold)
  • For applications as a bus buffer register
Pricing and availability: Please note that all prices are subject to change without prior notice. Prices advertised on this site are for online orders only. Prices on some items may differ from those advertised in RadioShack stores. All merchandise may not be available at all stores, and all stores may not participate in all sales promotions. We recommend you contact the store to confirm product availability and price.

Shipping

Ships in 1-2 Business Days

Presentation Attributes

Storefront Attributes

Search Refinements

Shop Runner

Battery Features

Capacity UOM

mAh

Rechargeable

No

Cleansing

Dimensions

Fulfillment

Package Height

0.50

Package Length

6.25

Package Width

3.70

General

Model

NTE74173

Product Type

Registers and buffers

Identification

Manufacturer Part Number

NTE74173

Surcharge

Legal

Merchandising

Inputs & Outputs

Miscellaneous Features

Operating Temperature UOM

° F

Supported Languages

English

Power Features

Docking station

No

Promo

Retail

Price

Remote Control Features

Warranty

0.00

0.00

Available RadioShack Service Plan

No

Warranty Labor UOM

days

Warranty Parts UOM

days

Root

Additional Features

Water-Resistant or Waterproofness Standard

No

Miscellaneous Features

Power Features

Print
 

Summary

The NTE74173 is a 4−bit register in a 16−lead plastic DIP-type package that includes D−type flip−flops featuring totem pole three−state outputs capable of driving highly capacitive or relatively low−impedance loads. The high−impedance third state and increased high−logic−level drive provide these flip−flops with the capability of being connected directly to and driving the bus lines in a bus organized system without need for interface or pull−up components. Up to 128 of the NTE74173 outputs may be connected to a common bus and still drive two LS TTL normalized loads. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times. Gated enable inputs are provided for controlling the entry of data into the flip−flops. When both data−enable inputs are low, data at the D inputs are loaded into their respective flip−flops on the next positive transition of the buffered clock input. Gate output control inputs are also provided. When both are low, the normal logic states (high or low levels) of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high-logic level at either output control input. The outputs then present a high-impedance and neither load nor drive the bus line. Detailed operation is given in the function table.
  • 3−state outputs interface directly with system bus
  • Gated output−control lines for enabling or disabling the outputs
  • Fully independent clock virtually eliminates restrictions for operating in one or two modes:
  • Parallel load
    Do nothing (hold)
  • For applications as a bus buffer register

Tech Specs

The NTE74173 is a 4−bit register in a 16−lead plastic DIP-type package that includes D−type flip−flops featuring totem pole three−state outputs capable of driving highly capacitive or relatively low−impedance loads. The high−impedance third state and increased high−logic−level drive provide these flip−flops with the capability of being connected directly to and driving the bus lines in a bus organized system without need for interface or pull−up components. Up to 128 of the NTE74173 outputs may be connected to a common bus and still drive two LS TTL normalized loads. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times. Gated enable inputs are provided for controlling the entry of data into the flip−flops. When both data−enable inputs are low, data at the D inputs are loaded into their respective flip−flops on the next positive transition of the buffered clock input. Gate output control inputs are also provided. When both are low, the normal logic states (high or low levels) of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high-logic level at either output control input. The outputs then present a high-impedance and neither load nor drive the bus line. Detailed operation is given in the function table.

Reviews