• Model: NTE74109
  • Catalog #: 55051299

NTE74109 IC TTL − Dual J−K Positive-Edge-Triggered Flip−Flop

Details

$2.05

In Stock

(Online Only)

Product Actions

Add to cart options

Promotions

Pricing Policy Content

Why isn't the price shown here?

Periodically, manufacturers prefer that products be advertised at their suggested retail price. When we choose to sell these items for less than the suggested retail price, we display the sale price in the shopping cart

Online prices and product selection may vary from our retail stores. All prices and offers are subject to change.

Copyright © RadioShack Corporation 2014. All rights reserved.

Additional Information

  • Summary
  • Tech Specs
  • Reviews
The NTE74109 contains two independent J−K positive−edge−triggered flip−flops in a 16−lead plastic DIP-type package. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the positive−going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. This versatile flip−flop can perform as a toggle flip−flop by grounding K and tying J high and also as a D−type flip−flop if J and K are tied together.
  • Absolute maximum ratings:
    VCC: 7V
  • VIN: 5.5V
  • TA: 0°C to +70°C
  • Tstg: −65°C to +150°C
  • Unless otherwise specified, all voltages are referenced to GND
Pricing and availability: Please note that all prices are subject to change without prior notice. Prices advertised on this site are for online orders only. Prices on some items may differ from those advertised in RadioShack stores. All merchandise may not be available at all stores, and all stores may not participate in all sales promotions. We recommend you contact the store to confirm product availability and price.

Shipping

Ships in 1-2 Business Days

Presentation Attributes

Storefront Attributes

Search Refinements

Shop Runner

Custom Product Attributes

Battery Features

Capacity UOM

mAh

Rechargeable

No

Cleansing

Dimensions

Fulfillment

Package Height

0.50

Package Length

6.25

Package Width

3.70

General

Model

NTE74109

Product Type

Flip-flops

Identification

Manufacturer Part Number

NTE74109

Surcharge

Legal

Merchandising

Inputs & Outputs

Miscellaneous Features

Operating Temperature UOM

° F

Supported Languages

English

Power Features

Docking station

No

Promo

Retail

Price

Remote Control Features

Warranty

0.00

0.00

Available RadioShack Service Plan

No

Warranty Labor UOM

days

Warranty Parts UOM

days

Root

Additional Features

Water-Resistant or Waterproofness Standard

No

Miscellaneous Features

Power Features

Print
 

Summary

The NTE74109 contains two independent J−K positive−edge−triggered flip−flops in a 16−lead plastic DIP-type package. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the positive−going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. This versatile flip−flop can perform as a toggle flip−flop by grounding K and tying J high and also as a D−type flip−flop if J and K are tied together.
  • Absolute maximum ratings:
    VCC: 7V
  • VIN: 5.5V
  • TA: 0°C to +70°C
  • Tstg: −65°C to +150°C
  • Unless otherwise specified, all voltages are referenced to GND

Tech Specs

The NTE74109 contains two independent J−K positive−edge−triggered flip−flops in a 16−lead plastic DIP-type package. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the positive−going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. This versatile flip−flop can perform as a toggle flip−flop by grounding K and tying J high and also as a D−type flip−flop if J and K are tied together.

Reviews

$ $2.05 In Stock