• Model: NTE4094B
  • Catalog #: 55050880

NTE4094B CMOS 8−Stage Shift/Storage Register

Details

$4.60

In Stock

(Online Only)

Product Actions

Add to cart options

Promotions

Pricing Policy Content

Why isn't the price shown here?

Periodically, manufacturers prefer that products be advertised at their suggested retail price. When we choose to sell these items for less than the suggested retail price, we display the sale price in the shopping cart

Online prices and product selection may vary from our retail stores. All prices and offers are subject to change.

Copyright © RadioShack Corporation 2014. All rights reserved.

Additional Information

  • Summary
  • Tech Specs
  • Reviews
The NTE4094B (16−lead DIP) and NTE4094BT (SOIC−16) are 8−stage shift registers with a data latch for each stage and a three−state output from each latch. Data is shifted on the positive clock transition and is shifted from the seventh stage to two serial outputs. The QS output data is for use in high−speed cascaded systems. The QS output data is shifted on the following negative clock transition for use in low−speed cascaded systems. Data from each stage of the shift register is latched on the negative transition of the strobe input. Data propagates through the latch while strobe is high. Outputs of the eight data latches are controlled by three−state buffers which are placed in the high−impedance state by a logic Low on Output Enable.
  • VDD = −0.5 to +18.0V
  • Vin = 0.5 to VDD + 0.5V
  • I (per pin) = 10mA
  • TA = −55 to +125°C
  • Tstg - −65 to +150°C
These devices contain circuitry to protect the inputs against damage due to high static oltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range VSS ≤ (Vin or Vout) ≤ VDD. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).
Pricing and availability: Please note that all prices are subject to change without prior notice. Prices advertised on this site are for online orders only. Prices on some items may differ from those advertised in RadioShack stores. All merchandise may not be available at all stores, and all stores may not participate in all sales promotions. We recommend you contact the store to confirm product availability and price.

Shipping

Ships in 1-2 Business Days

Presentation Attributes

Storefront Attributes

Search Refinements

Shop Runner

Battery Features

Capacity UOM

mAh

Rechargeable

No

Cleansing

Dimensions

Fulfillment

Package Height

0.50

Package Length

6.25

Package Width

3.70

General

Model

NTE4094B

Product Type

Registers and buffers

Identification

Manufacturer Part Number

NTE4094B

Surcharge

Legal

Merchandising

Inputs & Outputs

Miscellaneous Features

Operating Temperature UOM

° F

Supported Languages

English

Power Features

Docking station

No

Promo

Retail

Price

Remote Control Features

Warranty

0.00

0.00

Available RadioShack Service Plan

No

Warranty Labor UOM

days

Warranty Parts UOM

days

Root

Additional Features

Water-Resistant or Waterproofness Standard

No

Miscellaneous Features

Power Features

Print
 

Summary

The NTE4094B (16−lead DIP) and NTE4094BT (SOIC−16) are 8−stage shift registers with a data latch for each stage and a three−state output from each latch. Data is shifted on the positive clock transition and is shifted from the seventh stage to two serial outputs. The QS output data is for use in high−speed cascaded systems. The QS output data is shifted on the following negative clock transition for use in low−speed cascaded systems. Data from each stage of the shift register is latched on the negative transition of the strobe input. Data propagates through the latch while strobe is high. Outputs of the eight data latches are controlled by three−state buffers which are placed in the high−impedance state by a logic Low on Output Enable.
  • VDD = −0.5 to +18.0V
  • Vin = 0.5 to VDD + 0.5V
  • I (per pin) = 10mA
  • TA = −55 to +125°C
  • Tstg - −65 to +150°C

Tech Specs

The NTE4094B (16−lead DIP) and NTE4094BT (SOIC−16) are 8−stage shift registers with a data latch for each stage and a three−state output from each latch. Data is shifted on the positive clock transition and is shifted from the seventh stage to two serial outputs. The QS output data is for use in high−speed cascaded systems. The QS output data is shifted on the following negative clock transition for use in low−speed cascaded systems. Data from each stage of the shift register is latched on the negative transition of the strobe input. Data propagates through the latch while strobe is high. Outputs of the eight data latches are controlled by three−state buffers which are placed in the high−impedance state by a logic Low on Output Enable.

Reviews