• Model: NTE4042B
  • Catalog #: 55050824

NTE4042B IC-CMOS, Quad Transparent Latch

Details

$2.96

In Stock

(Online Only)

Product Actions

Add to cart options

Promotions

Pricing Policy Content

Why isn't the price shown here?

Periodically, manufacturers prefer that products be advertised at their suggested retail price. When we choose to sell these items for less than the suggested retail price, we display the sale price in the shopping cart

Online prices and product selection may vary from our retail stores. All prices and offers are subject to change.

Copyright © RadioShack Corporation 2014. All rights reserved.

Additional Information

  • Summary
  • Tech Specs
  • Reviews
The NTE4042B (16−Lead DIP) is a quad transparent latch device constructed with MOS P−channel and N−channel enhancement mode devices in a single monolithic structure. Each latch has a separate data input, but all four latches share a common clock. The clock polarity (high or low) used to strobe data through the latches can be reversed using the polarity input. Information present at the data input is transferred to outputs Q and Q during the clock level which is determined by the polarity input. When the polarity input is in the logic “0” state, data is transferred during the low clock level and when the polarity input is in the logic “1” state the transfer occurs during the high-lock level.
  • VDD = −0.5 to +18.0V
  • Vin = −0.5 to VDD to +0.5V
  • Vout = −0.5 to VDD to +0.5V
  • Iin = ±10mA
  • Iout = ±10mA
  • PD = 500mW
    Temperature derating (from +65° to +125°C) = −7.0mW/°C
  • Tstg = −65° to +150°C
  • TL = +260°C
  • Above are maximum ratings - those values beyond which damage to the device may occur
Pricing and availability: Please note that all prices are subject to change without prior notice. Prices advertised on this site are for online orders only. Prices on some items may differ from those advertised in RadioShack stores. All merchandise may not be available at all stores, and all stores may not participate in all sales promotions. We recommend you contact the store to confirm product availability and price.

Shipping

Ships in 1-2 Business Days

Presentation Attributes

Storefront Attributes

Search Refinements

Shop Runner

Battery Features

Capacity UOM

mAh

Rechargeable

No

Cleansing

Dimensions

Fulfillment

Package Height

0.50

Package Length

6.25

Package Width

3.70

General

Model

NTE4042B

Product Type

Triggers and latches

Identification

Manufacturer Part Number

NTE4042B

Surcharge

Legal

Merchandising

Inputs & Outputs

Miscellaneous Features

Operating Temperature UOM

° F

Supported Languages

English

Power Features

Docking station

No

Promo

Retail

Price

Remote Control Features

Warranty

0.00

0.00

Available RadioShack Service Plan

No

Warranty Labor UOM

days

Warranty Parts UOM

days

Root

Additional Features

Water-Resistant or Waterproofness Standard

No

Miscellaneous Features

Power Features

Print
 

Summary

The NTE4042B (16−Lead DIP) is a quad transparent latch device constructed with MOS P−channel and N−channel enhancement mode devices in a single monolithic structure. Each latch has a separate data input, but all four latches share a common clock. The clock polarity (high or low) used to strobe data through the latches can be reversed using the polarity input. Information present at the data input is transferred to outputs Q and Q during the clock level which is determined by the polarity input. When the polarity input is in the logic “0” state, data is transferred during the low clock level and when the polarity input is in the logic “1” state the transfer occurs during the high-lock level.
  • VDD = −0.5 to +18.0V
  • Vin = −0.5 to VDD to +0.5V
  • Vout = −0.5 to VDD to +0.5V
  • Iin = ±10mA
  • Iout = ±10mA
  • PD = 500mW
    Temperature derating (from +65° to +125°C) = −7.0mW/°C
  • Tstg = −65° to +150°C
  • TL = +260°C
  • Above are maximum ratings - those values beyond which damage to the device may occur

Tech Specs

The NTE4042B (16−Lead DIP) is a quad transparent latch device constructed with MOS P−channel and N−channel enhancement mode devices in a single monolithic structure. Each latch has a separate data input, but all four latches share a common clock. The clock polarity (high or low) used to strobe data through the latches can be reversed using the polarity input. Information present at the data input is transferred to outputs Q and Q during the clock level which is determined by the polarity input. When the polarity input is in the logic “0” state, data is transferred during the low clock level and when the polarity input is in the logic “1” state the transfer occurs during the high-lock level.

Reviews

$ $2.96 In Stock