• Model: NTE4035B
  • Catalog #: 55050819

NTE4035B CMOS, 4−Bit Parallel−In/ -Out Shift Register

Details

$4.05

In Stock

(Online Only)

Product Actions

Add to cart options

Promotions

Pricing Policy Content

Why isn't the price shown here?

Periodically, manufacturers prefer that products be advertised at their suggested retail price. When we choose to sell these items for less than the suggested retail price, we display the sale price in the shopping cart

Online prices and product selection may vary from our retail stores. All prices and offers are subject to change.

Copyright © RadioShack Corporation 2014. All rights reserved.

Additional Information

  • Summary
  • Tech Specs
  • Reviews
The NTE4035B is a 4−bit shift register in a 16−lead DIP type package constructed with MOS P−channel and N−channel enhancement mode devices in a single monolithic structure. It consists of a 4−stage clocked serial−shift register with synchronous parallel inputs and buffered parallel outputs. The parallel/serial (P/S) input allows serial−right shifting of data or synchronous parallel loading via inputs DP0 through DP3. The true/complement (T/C) input determines whether the outputs display the Q or Q outputs of the flip−flop stages. J−K logic forms the serial input to the first stage. With the J and K inputs connected together they operate as a serial “D” input.
  • VDD = −0.5 to +18.0V
  • VIN = −0.5 to VDD +0.5V
  • VOUT = −0.5 to VDD +0.5V
  • IIN = ±10mA
  • IOUT = ±10mA
  • PD = 500mW
    Temperature derating (from +65° to +125°C) = −7.0mW/°C
  • Tstg = −65° to +150°C
  • TL = +260°C
  • Above are maximum ratings - those values beyond which damage to the device may occur
Pricing and availability: Please note that all prices are subject to change without prior notice. Prices advertised on this site are for online orders only. Prices on some items may differ from those advertised in RadioShack stores. All merchandise may not be available at all stores, and all stores may not participate in all sales promotions. We recommend you contact the store to confirm product availability and price.

Shipping

Ships in 1-2 Business Days

Presentation Attributes

Storefront Attributes

Search Refinements

Shop Runner

Custom Product Attributes

Battery Features

Capacity UOM

mAh

Rechargeable

No

Cleansing

Dimensions

Fulfillment

Package Height

0.50

Package Length

6.25

Package Width

3.70

General

Model

NTE4035B

Product Type

Registers and buffers

Identification

Manufacturer Part Number

NTE4035B

Surcharge

Legal

Merchandising

Inputs & Outputs

Miscellaneous Features

Operating Temperature UOM

° F

Supported Languages

English

Power Features

Docking station

No

Promo

Retail

Price

Remote Control Features

Warranty

0.00

0.00

Available RadioShack Service Plan

No

Warranty Labor UOM

days

Warranty Parts UOM

days

Root

Additional Features

Water-Resistant or Waterproofness Standard

No

Miscellaneous Features

Power Features

Print
 

Summary

The NTE4035B is a 4−bit shift register in a 16−lead DIP type package constructed with MOS P−channel and N−channel enhancement mode devices in a single monolithic structure. It consists of a 4−stage clocked serial−shift register with synchronous parallel inputs and buffered parallel outputs. The parallel/serial (P/S) input allows serial−right shifting of data or synchronous parallel loading via inputs DP0 through DP3. The true/complement (T/C) input determines whether the outputs display the Q or Q outputs of the flip−flop stages. J−K logic forms the serial input to the first stage. With the J and K inputs connected together they operate as a serial “D” input.
  • VDD = −0.5 to +18.0V
  • VIN = −0.5 to VDD +0.5V
  • VOUT = −0.5 to VDD +0.5V
  • IIN = ±10mA
  • IOUT = ±10mA
  • PD = 500mW
    Temperature derating (from +65° to +125°C) = −7.0mW/°C
  • Tstg = −65° to +150°C
  • TL = +260°C
  • Above are maximum ratings - those values beyond which damage to the device may occur

Tech Specs

The NTE4035B is a 4−bit shift register in a 16−lead DIP type package constructed with MOS P−channel and N−channel enhancement mode devices in a single monolithic structure. It consists of a 4−stage clocked serial−shift register with synchronous parallel inputs and buffered parallel outputs. The parallel/serial (P/S) input allows serial−right shifting of data or synchronous parallel loading via inputs DP0 through DP3. The true/complement (T/C) input determines whether the outputs display the Q or Q outputs of the flip−flop stages. J−K logic forms the serial input to the first stage. With the J and K inputs connected together they operate as a serial “D” input.

Reviews

$ $4.05 In Stock