• Model: NTE4031B
  • Catalog #: 55050816

NTE4031B IC-CMOS, 64−Stage Static Shift Register

Details

$4.30

In Stock

(Online Only)

Product Actions

Add to cart options

Promotions

Pricing Policy Content

Why isn't the price shown here?

Periodically, manufacturers prefer that products be advertised at their suggested retail price. When we choose to sell these items for less than the suggested retail price, we display the sale price in the shopping cart

Online prices and product selection may vary from our retail stores. All prices and offers are subject to change.

Copyright © RadioShack Corporation 2014. All rights reserved.

Additional Information

  • Summary
  • Tech Specs
  • Reviews
The NTE4031B is an integrated, complementary MOS, 64−stage fully static shift register in a 16−lead DIP package. Two data inputs, DATA IN and RECIRCULATE IN, and a MODE CONTROL input are provided. Data at the DATA input (when MODE CONTROL is low) or data at the RECIRCULATE input (when MODE CONTROL is high), which meets the setup and hold time requirements, is entered into the first stage of the register and is shifted one stage at each positive transition of the CLOCK. Data output is available in both true and complement forms from the 64th stage. Both DATA OUT (Q) outputs are fully buffered. The CLOCK input of the NTE4031B is fully buffered and presents only a standard input load capacitance. However, a DELAYED CLOCK OUTPUT (CLD) has been provided to allow reduced clock drive fan−out and transition time requirements when cascading packages.
  • Wide supply voltage range: 3VDC to 18VDC
  • High noise immunity: 0.45 VDD (typical)
  • Low power TTL compatibility: fan out of 2 driving 74L or one driving 74LS
  • Fully static operation: DC to 8MHz, VDD = 10V (typical)
  • Fully buffered clock input: 5pF (typical) input capacitance
  • Single phase clocking requirements
  • Fully buffered outputs
  • High current sinking capability: 1.6mA at VDD = 5V and +25°C
  • Q output
  • Supply voltage, VDD: −0.5 to +18.0V
  • Input voltage, VIN: −0.5 to VDD +0.5V
  • Power dissipation, PD: 500mW
  • Storage temperature range, Tstg: −65° to +150°C
  • Lead temperature (during Soldering, 10sec max), TL: +260°C
Pricing and availability: Please note that all prices are subject to change without prior notice. Prices advertised on this site are for online orders only. Prices on some items may differ from those advertised in RadioShack stores. All merchandise may not be available at all stores, and all stores may not participate in all sales promotions. We recommend you contact the store to confirm product availability and price.

Shipping

Ships in 1-2 Business Days

Presentation Attributes

Storefront Attributes

Search Refinements

Shop Runner

Custom Product Attributes

Battery Features

Capacity UOM

mAh

Rechargeable

No

Cleansing

Dimensions

Fulfillment

Package Height

0.50

Package Length

6.25

Package Width

3.70

General

Model

NTE4031B

Product Type

Registers and buffers

Identification

Manufacturer Part Number

NTE4031B

Surcharge

Legal

Merchandising

Inputs & Outputs

Miscellaneous Features

Operating Temperature UOM

° F

Supported Languages

English

Power Features

Docking station

No

Promo

Retail

Price

Remote Control Features

Warranty

0.00

0.00

Available RadioShack Service Plan

No

Warranty Labor UOM

days

Warranty Parts UOM

days

Root

Additional Features

Water-Resistant or Waterproofness Standard

No

Miscellaneous Features

Power Features

Print
 

Summary

The NTE4031B is an integrated, complementary MOS, 64−stage fully static shift register in a 16−lead DIP package. Two data inputs, DATA IN and RECIRCULATE IN, and a MODE CONTROL input are provided. Data at the DATA input (when MODE CONTROL is low) or data at the RECIRCULATE input (when MODE CONTROL is high), which meets the setup and hold time requirements, is entered into the first stage of the register and is shifted one stage at each positive transition of the CLOCK. Data output is available in both true and complement forms from the 64th stage. Both DATA OUT (Q) outputs are fully buffered. The CLOCK input of the NTE4031B is fully buffered and presents only a standard input load capacitance. However, a DELAYED CLOCK OUTPUT (CLD) has been provided to allow reduced clock drive fan−out and transition time requirements when cascading packages.
  • Wide supply voltage range: 3VDC to 18VDC
  • High noise immunity: 0.45 VDD (typical)
  • Low power TTL compatibility: fan out of 2 driving 74L or one driving 74LS
  • Fully static operation: DC to 8MHz, VDD = 10V (typical)
  • Fully buffered clock input: 5pF (typical) input capacitance
  • Single phase clocking requirements
  • Fully buffered outputs
  • High current sinking capability: 1.6mA at VDD = 5V and +25°C
  • Q output
  • Supply voltage, VDD: −0.5 to +18.0V
  • Input voltage, VIN: −0.5 to VDD +0.5V
  • Power dissipation, PD: 500mW
  • Storage temperature range, Tstg: −65° to +150°C
  • Lead temperature (during Soldering, 10sec max), TL: +260°C

Tech Specs

The NTE4031B is an integrated, complementary MOS, 64−stage fully static shift register in a 16−lead DIP package. Two data inputs, DATA IN and RECIRCULATE IN, and a MODE CONTROL input are provided. Data at the DATA input (when MODE CONTROL is low) or data at the RECIRCULATE input (when MODE CONTROL is high), which meets the setup and hold time requirements, is entered into the first stage of the register and is shifted one stage at each positive transition of the CLOCK. Data output is available in both true and complement forms from the 64th stage. Both DATA OUT (Q) outputs are fully buffered. The CLOCK input of the NTE4031B is fully buffered and presents only a standard input load capacitance. However, a DELAYED CLOCK OUTPUT (CLD) has been provided to allow reduced clock drive fan−out and transition time requirements when cascading packages.

Reviews

$ $4.30 In Stock